


I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to : Commissioner of Patents and Trademarks, Washington, D.C. 20231, on August 4, 2003. The applicant and/or attorney requests the date of deposit as the filing date. Depositor: Karen Cinq-Mars

 Karen Cinq-Mars 8/4/03  
(Signature & date)

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re application of \_\_\_\_\_ : August 4, 2003  
William C. Wille, et al. : Group Art Unit:  
Serial No. 10/604,533 : Examiner:  
Filed: 7/29/2003 : International Business Machines Corporation  
2070 Route 52  
Hopewell Junction, NY 12533

**TITLE:** Magnetic Random Access Memory and Method of Fabricating Thereof

**SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Pursuant to the duty of disclosure set forth in 37 C.F.R. 1.56, and further pursuant to the provisions of 37 C.F.R. 1.97 and 1.98, applicants hereby respectfully submit copies of the prior patents and publications as listed on Form PTO-1449, attached hereto.

In citing these documents, no representation is made nor intended as to the pertinency or non-pertinency of the art, that better art than that listed is not available, or that other art is not applicable.

No fee is believed to be due for this submission. If any fees are required, however, the Commissioner is hereby authorized to charge such fees to Deposit Account No. 09-0458.

Respectfully submitted,  
William C. Wille, et al.


By Margaret A. Pepper  
Margaret A. Pepper, Attorney  
Registration No. 45,008  
Telephone No. 845-894-4713



# INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

AUG 06 2003



Docket Number (Optional)

FIS920020132US1

Application Number

NYA

Applicant(s)

NUETZEL ET AL.

Filing Date

NYA

Group Art Unit

NYA

\*EXAMINER  
INITIAL

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

3

L.A. D'Asaro, J. V. DiLorenzo, and H. Fukui; "Improved Performance of GaAs Microwave Field-Effect Transistors with Low Inductance Via Connections Through the Substrate;" IEEE Transactions on Electron Devices, Vol. ED-25, No. 10, October 1978; pages 1218 - 1221.

4

T. Ishikawa, K. Okaniwa, M. Komaru, K. Kosaki, and Y. Mitsui; "A High-Power GaAs FET Having Buried Plated Heat Sink for High-Performance MMIC's" IEEE Transactions on Electron Devices, Vol. 41, No. 1; January 1994; pages 3 - 9

EXAMINER

DATE CONSIDERED

\*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.